

DUBASI DURGA KALYAN

Mobile: 8686326867

Email: durgakalyaan@gmail.com

OBJECTIVE

Seeking a challenging position with assignments and responsibilities along with the advancement in both technical and economical career.

PROFESSIONAL EXPERIENCE

Current Company: Working as a **Senior Engineer** in “**STUAM Technologies Ltd**” from Feb 2025 to till date.

Responsibilities:

- **TRM Module-330W (L-Band):** Involved in Schematic Design, PADS library creation, Component selection, BOM finalization and RF Testing.
- **Tx Module-1300W (S-Band):** Involved in Schematic Design, PADS library creation, Component selection, BOM finalization and RF Testing.

Previous Companies:

1. ASTRA MICROWAVE PRODUCTS Ltd.

Worked as a Digital Board Design & RF Design Engineer for Projects Multi-channel Receiver, ASTRA RPF, Target Simulator for ASTRA RPF, Altimeter for LRASHM, NASM, PRALAY and SPIC in “**ASTRA MICROWAVE PRODUCTS Ltd.**” From Nov 2021 to Feb 2025.

a. CLIENT: DLRL, DRDO.

PROJECT: MULTICHANNEL EXCITER RECEIVER PROCESSOR (MC-ERP).

1. Involved in Schematic design of Quad Down Converter FPGA board using Artix-7 series 484-pins with power supply and FLASH memory interfacing.
2. Schematic design of Quad Up Converter FPGA board using Artix-7 series 256-pins with power supply and FLASH memory interfacing.
3. Designing of Mother Board schematic using Buffers, Opto-isolators, VPX and Circular connectors for external interfacing with other sub-systems.
4. Preparation of FPGA Power-On sequence methods for Switching on the Digital Boards.
5. Design support to prepare the Schematic of two ZYNQ 1156-Pins RF-SoC (47DR) processors including DDR3 and Flash memories into a single Digital PCB to interface other FPGA boards using VPX connector through Mother Board.
6. Involved in Power supply schematic development to generate the supply of 28V, 5V, 3.3V, 2.5V, 1.8V and 1V using various DC-DC converter IC's.
7. Experience in Component selection, Layout and Netlist verification.
8. Hands on experience in Oscilloscope, Signal generator, Spectrum analyzer, Network analyzer and Power meter.

RADIO ALTIMETER PROJECTS:

The Radio Altimeter is one of the Missile Sub-System, which is used to detect the Height or Altitude of the Missile from Sea or Surface level. The operation will be carried out in C-Band frequency using CW signal of 1W and 2W Tx power.

b. CLIENT: RCI, DRDO.

PROJECT: RADIO ALTIMETER FOR NASM (RA-NASM).

1. Digital board schematic design using Artix-7 series 256-Pins FPGA with Power supply, Flash memory and external interface using RS-422 IC.
2. Hardware Debugging and Loop back Checks of RS-422 data.
3. Performing EMI/EMC and ESS tests for Altimeter units.

c. CLIENT: ASL, DRDO.

PROJECT: RADIO ALTIMETER FOR LRASHM (RA-LRASHM).

1. Digital board schematic design using Zynq-7 series 484-Pins FPGA with Power supply, DDR3, Flash memory and external interface using MIL-1553B IC & RS-422 IC.
2. Hardware Debugging and Loop back Checks of MIL-1553B and RS-422 data.
3. Performing EMI/EMC and ESS tests for Altimeter units.

d. CLIENT: DRDL, DRDO.

PROJECT: RADIO ALTIMETER FOR PRALAY (RA-PRALAY).

1. Digital board schematic design using Zynq-7 series 484-Pins FPGA with Power supply, DDR3, Flash memory and external interface using MIL-1553B IC & RS-422 IC.
2. Hardware Debugging and Loop back Checks of MIL-1553B and RS-422 data.
3. Performing EMI/EMC and ESS tests for Altimeter units.

e. CLIENT: RCI, DRDO.

PROJECT: RADIO ALTIMETER FOR SPIC (RA-SPIC).

1. Digital board schematic design using Virtex-6 series 256-Pins FPGA with Power supply, Flash memory and external interface using RS-422 IC.
2. Hardware Debugging and Loop back Checks of RS-422 data.
3. Performing EMI/EMC and ESS tests for Altimeter units.

2. RESEARCH CENTRE IMARAT (DRDO):

Worked as a Software Developer (MATLAB Programming) and RF Test Engineer in “**Project ASTRA & QRSAM**”, RESEARCH CENTER IMARAT (DRDO) from Nov 2016 to Nov 2021.

The Radio Proximity Fuze (RPF) is one of the Missile Sub-System, which is used to detect the Range of the Target from Missile. The operation will be carried out in Ku-Band frequency using CW signal of 1W Tx power.

1. Generation of PN code sequence using Matlab System Generator for Radio Proximity Fuze (RPF).
2. Development of Matlab code for analyzing the real time Flight trials data of RPF.
3. Hardware Debugging & Loop Back checking of RS-422 data to validate the RPF module.
4. Loading the Program of Bit and MCS files into the FPGA Board using JTAG.
5. Involved in Hardware-In-Loop (HIL) testing for Module level validation.
6. Performing EMI/EMC and ESS tests for RPF units.
7. Hands on experience in Oscilloscope, Signal generator, Spectrum analyzer, Network analyzer and Power meter.

ACADEMIC QUALIFICATION SUMMARY

- B. Tech in Electronics and Communication from JNTU KAKINADA (2017).
- Diploma in Electronics and Communication from SBTET Andhra Pradesh (2012).
- SSC from Sri Kakatiya High School Vijayawada (2009).

TECHNICAL QUALIFICATIONS

Operating Systems	: Windows XP, 7 and 10.
Application Software	: MS Office, OrCAD 22.2.
Programming Languages	: VHDL.

COURSES

- VLSI Hardware design course and training in **Fronyn Technologies**, Hyderabad.

INTERNSHIP

- Internship in “**VISAKHAPATNAM STEEL PLANT**” for Two weeks in June 2015.

ACHIEVEMENTS

- “**Industrial Training**” on “**DATA ANALYSIS**” In “**EFFTRONICS SYSTEMS PVT.LTD**” from January to February 2016.
- Participated in skill development program of “**APSSDC**” for two weeks in “**DVR & D.HS MIC COLLEGE OF TECHNOLOGY**” (2015).
- Attended a “**DST Sponsored Two Day National Seminar**” on “**SMART ANTENNA TECHNOLOGIES**” in “**DVR & D.HS MIC COLLEGE OF TECHNOLOGY**” during 21 & 22 of August 2015.

PERSONAL PROFILE

Date of birth : 12-March-1994
Gender : Male
Marital status : Married
Father's name : D. Adinarayana
Languages speak : English, Hindi & Telugu
Address : 1-75, Shirdi enclave, Near Andhra Bank,
Almasguda Road, Badangpet - 500058.

DECLARATION

I hereby declare that above furnished particulars are true to the best of my knowledge and belief.

D. DURGA KALYAN

Place: Hyderabad

Date: